[PATCH] D81112: [AArch64][GlobalISel] Add selection support for rev16, rev32, and rev64

[Amara Emerson via Phabricator via llvm-commits]

aemerson accepted this revision.
aemerson added a comment.
This revision is now accepted and ready to land.

LGTM with nit/



================
Comment at: llvm/lib/Target/AArch64/AArch64PostLegalizerCombiner.cpp:38
+  SmallVector<SrcOp, 2> SrcOps; ///< Source registers.
+  ShuffleVectorPseudo(unsigned Opc, Register &Dst,
+                      std::initializer_list<SrcOp> SrcOps)
----------------
We don't need to pass Dst by ref here do we?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81112/new/

https://reviews.llvm.org/D81112