[PATCH] D79776: [AMDGPU] Allow use of StackPtrOffsetReg when building spills

[Carl Ritson via Phabricator via llvm-commits]

critson marked an inline comment as done.
critson added inline comments.


================
Comment at: llvm/test/CodeGen/AMDGPU/spill-scavenge-offset.ll:65
 
+attributes #0 = { "amdgpu-num-sgpr"="30" }
 attributes #1 = { nounwind readnone }
----------------
arsenm wrote:
> Can you use amdgpu-max-waves-per-eu? I'm trying to move away from the direct register limit attributes
Unfortunately amdgpu-waves-per-eu does not allow us to constrain the SGPRs low enough to trigger the bug without making the test much bigger.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D79776/new/

https://reviews.llvm.org/D79776