[PATCH] D79096: [SelectionDAG] Unify scalarizeVectorLoad and VectorLegalizer::ExpandLoad

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Apr 30 17:13:06 PDT 2020


craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.

I think I'm fine with this as is.  I'm not sure I care a whole lot about how the performance of code that accesses weird non-byte sized memory types like this. There's no way to generate these loads from C as far as I know. If these cases are really important then there are probably much clever ways we can handle them. For example, the vXi1 case would be better served by using something like what's done in combineToExtendBoolVectorInReg from X86ISelLowering.cpp


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D79096/new/

https://reviews.llvm.org/D79096





More information about the llvm-commits mailing list