[PATCH] D78829: [AMDGPU] Make SREG_LO16 legal
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Apr 29 11:49:22 PDT 2020
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SIISelLowering.cpp:151-152
if (Subtarget->has16BitInsts()) {
- addRegisterClass(MVT::i16, &AMDGPU::SReg_32RegClass);
- addRegisterClass(MVT::f16, &AMDGPU::SReg_32RegClass);
+ addRegisterClass(MVT::i16, &AMDGPU::SGPR_LO16RegClass);
+ addRegisterClass(MVT::f16, &AMDGPU::SGPR_LO16RegClass);
----------------
These are still here, although contrary to your last comment that we don't need to make these legal yet? (which I interpreted as using as a legal type reg class)
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D78829/new/
https://reviews.llvm.org/D78829
More information about the llvm-commits
mailing list