[PATCH] D78764: [RISCV] Update debug scratch register names
Ana Pazos via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 24 12:59:26 PDT 2020
apazos added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVSystemOperands.td:23
bits<12> Encoding = op;
+ // FIXME: support multiple aliases when needed
+ string AltName = name;
----------------
I think this limitation is fine.
I have not seen a case with CSRs where we need a list of strings to support multiple aliases.
Let's see what Alex or others say
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D78764/new/
https://reviews.llvm.org/D78764
More information about the llvm-commits
mailing list