[PATCH] D74315: AMDGPU/GlobalISel: Start handling _L to _LZ optimization
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Mar 30 09:10:59 PDT 2020
arsenm marked an inline comment as done.
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:3560-3564
+ // FIXME: This isn't the cleanest way to handle this, but it's the easiest
+ // option the current infrastructure gives. We really should be changing the
+ // base intrinsic opcode, but the current searchable tables only gives us
+ // the final MI opcode. Eliminate the register here, and track with an
+ // immediate 0 so the final selection will know to do the opcode change.
----------------
nhaehnle wrote:
> This no longer applies, does it? MIMGLZMappingTable contains L and LZ fields of type MIMGBaseOpcode now.
This is still in terms of the machine opcode, not the intrinsic ID
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D74315/new/
https://reviews.llvm.org/D74315
More information about the llvm-commits
mailing list