[PATCH] D76380: [PowerPC][AIX] Implement by-val caller arguments in multiple registers
Chris Bowler via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Mar 26 11:59:15 PDT 2020
cebowleratibm updated this revision to Diff 252927.
cebowleratibm added a comment.
I split out some of the suggested test improvements to https://reviews.llvm.org/D76875
The patch has been rebased on https://reviews.llvm.org/D76401 ([PowerPC][AIX] ByVal formal argument support: single register.)
Note I've moved the 5-8 byte byval caller tests to aix-cc-byval.ll and left the 5-8 byte byval callee tests in aix64-cc-byval.ll.
I fixed a bug on the byval AllocateStack call in CC_AIX, which needs to reserve ByValSize bytes, rounded up to a multiple of PtrByteSize.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76380/new/
https://reviews.llvm.org/D76380
Files:
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation1.ll
llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation2.ll
llvm/test/CodeGen/PowerPC/aix-cc-byval.ll
llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76380.252927.patch
Type: text/x-patch
Size: 34253 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200326/abc8ecd2/attachment.bin>
More information about the llvm-commits
mailing list