[PATCH] D76716: [ARM][MVE] Tail predicate VMAXV(unsigned) and VMAXAV

[Sam Parker via Phabricator via llvm-commits]

samparker created this revision.
samparker added reviewers: SjoerdMeijer, dmgreen.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: LLVM.
samparker added a parent revision: D76708: [ARM][LowOverheadLoops] Add horizontal reduction support.

With predicated false lanes now tracked to guarantee zeros in the false bytes, we can allow vmaxv.u* and vmaxav instructions to be tail predicated if the argument requirements are met.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D76716

Files:
  llvm/lib/Target/ARM/ARMInstrMVE.td
  llvm/test/CodeGen/Thumb2/LowOverheadLoops/unpredicated-max.mir
  llvm/unittests/Target/ARM/MachineInstrTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76716.252369.patch
Type: text/x-patch
Size: 15432 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200324/5bab1bd1/attachment.bin>