[PATCH] D75729: [RISCV] Select +0.0 immediate using fmv.{w,d}.x / fcvt.d.w

[Roger Ferrer Ibanez via Phabricator via llvm-commits]

rogfer01 marked an inline comment as done.
rogfer01 added a comment.

Thanks a lot for the review @luismarques !



================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfoF.td:397-413
 let Predicates = [HasStdExtF, IsRV32] in {
+
 // FP->[u]int. Round-to-zero must be used
 def : Pat<(fp_to_sint FPR32:$rs1), (FCVT_W_S $rs1, 0b001)>;
 def : Pat<(fp_to_uint FPR32:$rs1), (FCVT_WU_S $rs1, 0b001)>;
 
 // [u]int->fp. Match GCC and default to using dynamic rounding mode.
----------------
luismarques wrote:
> Make sure the whitespace new line introduced here is consistent with the rest of the file.
Sure I'll do.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75729/new/

https://reviews.llvm.org/D75729