[PATCH] D75910: [AMDGPU] Improve scheduling model for VOP3b instructions
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 10 10:53:18 PDT 2020
rampitec added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SISchedule.td:32
+// write operand of an instruction that also writes a VGPR result.
+def WriteVCC : SchedWrite;
+
----------------
The name suggests it is any VCC write, which is not so. In addition it is not always a VCC. Maybe change to WriteAuxSGPR?
================
Comment at: llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll:1336
+; GFX8-NEXT: v_readfirstlane_b32 s0, v1
+; GFX8-NEXT: v_add_u32_e32 v1, vcc, v4, v3
; GFX8-NEXT: v_mov_b32_e32 v2, s1
----------------
What about AMDGPUMacroFusion which tries to do exactly the opposite?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D75910/new/
https://reviews.llvm.org/D75910
More information about the llvm-commits
mailing list