[PATCH] D75371: [ARM] Optimise ASRL/LSRL to smaller shifts using demand bits.

[Dave Green via Phabricator via llvm-commits]

dmgreen updated this revision to Diff 248714.
dmgreen added a comment.

I decided that this was really doing two separate things, and should split it back in two. This it the first (not so ugly) part for the time being. I will try to get to the second part later.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75371/new/

https://reviews.llvm.org/D75371

Files:
  llvm/lib/Target/ARM/ARMISelLowering.cpp
  llvm/lib/Target/ARM/ARMISelLowering.h
  llvm/test/CodeGen/Thumb2/fir.ll
  llvm/test/CodeGen/Thumb2/shift_parts.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D75371.248714.patch
Type: text/x-patch
Size: 6910 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200306/0df71b41/attachment.bin>