[PATCH] D74915: [AMDGPU] Implement wave64 DWARF register mapping

[Scott Linder via Phabricator via llvm-commits]

scott.linder updated this revision to Diff 245730.
scott.linder added a comment.

Mark PC artificial and accept it in AsmParser

Accepting a "pc" register in AsmParser isn't strictly required until we start
emitting CFI, but I think it makes more sense to add here than include in a
patch later.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74915/new/

https://reviews.llvm.org/D74915

Files:
  llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td
  llvm/test/DebugInfo/AMDGPU/print-reg-name.s
  llvm/test/DebugInfo/AMDGPU/register-mapping.s
  llvm/test/DebugInfo/AMDGPU/variable-locations.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74915.245730.patch
Type: text/x-patch
Size: 8125 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200220/5a10784a/attachment.bin>