[PATCH] D74915: [AMDGPU] Implement wave64 DWARF register mapping

Scott Linder via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 20 10:56:36 PST 2020


scott.linder created this revision.
Herald added subscribers: llvm-commits, kerbowa, hiraditya, t-tye, tpr, dstuttard, aprantl, yaxunl, nhaehnle, wdng, jvesely, kzhuravl, arsenm.
Herald added a project: LLVM.
scott.linder added reviewers: arsenm, rampitec, t-tye, laurentm0.
scott.linder added a parent revision: D74914: Clean up assembler CFI directives.

Implement the DWARF register mapping described in
llvm/docs/AMDGPUUsage.rst

This is currently limited to wave64 VGPRs/AGPRs.

This also includes some minor changes in AMDGPUInstPrinter and
AMDGPUMCTargetDesc to make generating CFI assembly text and ELF sections
possible to ease testing, although complete CFI support is not yet
implemented.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D74915

Files:
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h
  llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td
  llvm/test/DebugInfo/AMDGPU/print-reg-name.s
  llvm/test/DebugInfo/AMDGPU/register-mapping.s
  llvm/test/DebugInfo/AMDGPU/variable-locations.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74915.245692.patch
Type: text/x-patch
Size: 7372 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200220/f8b0e7bd/attachment-0001.bin>


More information about the llvm-commits mailing list