[PATCH] D74141: [InstCombine] Simplify a umul overflow check to a != 0 && b != 0.

[Florian Hahn via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG6c85e92bcf67: [InstCombine] Simplify a umul overflow check to a != 0 && b != 0. (authored by fhahn).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74141/new/

https://reviews.llvm.org/D74141

Files:
  llvm/lib/Transforms/InstCombine/InstCombineAndOrXor.cpp
  llvm/test/Transforms/InstCombine/umul-sign-check.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74141.245092.patch
Type: text/x-patch
Size: 6927 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200218/23704f82/attachment.bin>