[PATCH] D74390: [ARM] VMLAVA reduction patterns

[Sam Parker via Phabricator via llvm-commits]

samparker accepted this revision.
samparker added a comment.
This revision is now accepted and ready to land.

Cheers, LGTM



================
Comment at: llvm/lib/Target/ARM/ARMInstrMVE.td:974
+
+  def : Pat<(i32 (add (i32 (vecreduce_add (mul (v4i32 MQPR:$src1), (v4i32 MQPR:$src2)))), (i32 tGPR:$src3))),
+            (i32 (MVE_VMLADAVau32 $src3, $src1, $src2))>;
----------------
dmgreen wrote:
> samparker wrote:
> > why does this pattern use a tGPR but the rest are GPR?
> Good eyes. I've changed them to tGPREven/tGPROdd, like the instruction definition.
> 
> The 16/8 below is also wrong. Apparently my testing script wasn't really testing what it should have.
Ah, so D74224 needs changing then too?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74390/new/

https://reviews.llvm.org/D74390