[PATCH] D73135: [AArch64][ARM] Always expand ordered vector reductions (PR44600)

[Nikita Popov via Phabricator via llvm-commits]

nikic updated this revision to Diff 241010.
nikic added a comment.

Expand for ARM/AArch64 in shouldExpandReduction() TTI hook.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D73135/new/

https://reviews.llvm.org/D73135

Files:
  llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h
  llvm/lib/Target/ARM/ARMTargetTransformInfo.h
  llvm/test/CodeGen/AArch64/vecreduce-fadd-legalization-strict.ll
  llvm/test/CodeGen/AArch64/vecreduce-fmax-legalization-nan.ll
  llvm/test/CodeGen/AArch64/vecreduce-fmul-legalization-strict.ll
  llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-strict.ll
  llvm/test/CodeGen/ARM/vecreduce-fmul-legalization-strict.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D73135.241010.patch
Type: text/x-patch
Size: 27629 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200128/4b8fc4d4/attachment.bin>