[PATCH] D71921: [PowerPC] Use isPredicable bits in instruction definitions

[Qiu Chaofan via Phabricator via llvm-commits]

qiucf updated this revision to Diff 235398.
qiucf added a comment.
Herald added a subscriber: wuzish.

Extend patch with full contexts.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71921/new/

https://reviews.llvm.org/D71921

Files:
  llvm/lib/Target/PowerPC/PPCInstr64Bit.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  llvm/lib/Target/PowerPC/PPCInstrInfo.h
  llvm/lib/Target/PowerPC/PPCInstrInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D71921.235398.patch
Type: text/x-patch
Size: 5084 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191227/1614c5a1/attachment.bin>