[PATCH] D71779: [AArch64][SVE] Add patterns for signed and unsigned min/max instructions

[Danilo Carvalho Grael via Phabricator via llvm-commits]

dancgr updated this revision to Diff 235174.
dancgr added a comment.

Update to use default ISD:SMAX variety.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71779/new/

https://reviews.llvm.org/D71779

Files:
  llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64InstrFormats.td
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D71779.235174.patch
Type: text/x-patch
Size: 24139 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191223/c90f0385/attachment.bin>