[PATCH] D65966: AMDGPU/SILoadStoreOptimizer: Improve merging of out of order offsets

[Tom Stellard via Phabricator via llvm-commits]

tstellar updated this revision to Diff 232684.
tstellar added a comment.

Rebase on master and update for a recent refactoring.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D65966/new/

https://reviews.llvm.org/D65966

Files:
  llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  llvm/test/CodeGen/AMDGPU/ds_read2_offset_order.ll
  llvm/test/CodeGen/AMDGPU/merge-load-store.mir
  llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D65966.232684.patch
Type: text/x-patch
Size: 31415 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191207/11eb9abc/attachment.bin>