[PATCH] D70782: [Aarch64][SVE] Add intrinsics for gather loads with 32-bits offsets
Andrzej Warzynski via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 28 06:57:26 PST 2019
andwar marked 2 inline comments as done.
andwar added inline comments.
================
Comment at: llvm/test/CodeGen/AArch64/sve-intrinsics-gather-loads-unscaled-32bit-offsets.ll:233
+
+; LD1B
+declare <vscale x 4 x i8> @llvm.aarch64.sve.ld1.gather.uxtw.nxv4i8.nxv4i32(<vscale x 4 x i1>, i8*, <vscale x 4 x i32>)
----------------
sdesmalen wrote:
> nit: I don't think these comments add much value here.
TBH I feel that they do help organise the tests, so would like to leave them here.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70782/new/
https://reviews.llvm.org/D70782
More information about the llvm-commits
mailing list