[PATCH] D70667: [ARM] Fix instruction selection for ARMISD::CMOV with f16 type
Victor Campos via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Nov 27 08:17:58 PST 2019
vhscampos updated this revision to Diff 231264.
vhscampos added a comment.
Now using a pseudo instruction instead, VMOVHcc, which is lowered into a single-precision VMOV.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70667/new/
https://reviews.llvm.org/D70667
Files:
llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
llvm/lib/Target/ARM/ARMInstrVFP.td
llvm/test/CodeGen/ARM/cmov_fp16.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D70667.231264.patch
Type: text/x-patch
Size: 9847 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191127/345317a7/attachment.bin>
More information about the llvm-commits
mailing list