[PATCH] D69601: [Power9] Implement the vector extend sign instruction pattern match

[qshanz via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGa4cc895aee3b: [PowerPC] Implement the vector extend sign instruction pattern match Power9 has… (authored by steven.zhang).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69601/new/

https://reviews.llvm.org/D69601

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCInstrAltivec.td
  llvm/test/CodeGen/PowerPC/vector-extend-sign.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D69601.230606.patch
Type: text/x-patch
Size: 8079 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191122/46da179a/attachment.bin>