[PATCH] D70072: [ARM] Improve codegen of volatile load/store of i64

[Victor Campos via Phabricator via llvm-commits]

vhscampos updated this revision to Diff 230276.
vhscampos added a comment.

1. Move the custom SD nodes to TableGen.
2. Truncating stores not restricted anymore.
3. Remove isUnindexed() calls since they should return true always at this point.
4. Extend test to also check loads/stores that have an offset.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70072/new/

https://reviews.llvm.org/D70072

Files:
  llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
  llvm/lib/Target/ARM/ARMISelLowering.cpp
  llvm/lib/Target/ARM/ARMISelLowering.h
  llvm/lib/Target/ARM/ARMInstrInfo.td
  llvm/lib/Target/ARM/ARMInstrThumb2.td
  llvm/test/CodeGen/ARM/i64_volatile_load_store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D70072.230276.patch
Type: text/x-patch
Size: 12663 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191120/5a74e394/attachment-0001.bin>