[PATCH] D69601: [Power9] Implement the vector extend sign instruction pattern match

[Amy Kwan via Phabricator via llvm-commits]

amyk added inline comments.


================
Comment at: llvm/test/CodeGen/PowerPC/vector-extend-sign.ll:2
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK-P9
+; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr9 < %s | FileCheck %s --check-prefix=CHECK-P9
----------------
I think it would be better to separate the run lines so it is not over 80 characters.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69601/new/

https://reviews.llvm.org/D69601