[PATCH] D69527: AMDGPU: Make VReg_1 only include 1 artificial register
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Oct 28 13:20:58 PDT 2019
rampitec added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SIRegisterInfo.td:690
+def ARTIFICIAL_VGPR : SIReg <"invalid vgpr", 0> {
+ let isArtificial = 1;
+}
----------------
isAllocatable = 0 maybe?
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D69527/new/
https://reviews.llvm.org/D69527
More information about the llvm-commits
mailing list