[PATCH] D69182: [AMDGPU] Fix Vreg_1 PHI lowering in SILowerI1Copies.

[Christudasan Devadasan via Phabricator via llvm-commits]

cdevadas updated this revision to Diff 225997.
cdevadas added a comment.

Avoiding RPO traversal. PHI uses can be circular in some cases.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69182/new/

https://reviews.llvm.org/D69182

Files:
  lib/Target/AMDGPU/SILowerI1Copies.cpp
  test/CodeGen/AMDGPU/i1_copy_phi_with_phi_incoming_value.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D69182.225997.patch
Type: text/x-patch
Size: 12048 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191022/210f77c8/attachment.bin>