[PATCH] D67046: [RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook

[Luís Marques via Phabricator via llvm-commits]

luismarques updated this revision to Diff 223817.
luismarques added a comment.

Fix `RUN` lines and add `REQUIRES: asserts`.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67046/new/

https://reviews.llvm.org/D67046

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/RISCVSubtarget.cpp
  llvm/test/CodeGen/RISCV/disjoint.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67046.223817.patch
Type: text/x-patch
Size: 5916 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191008/7ff1d7b8/attachment.bin>