[PATCH] D67423: [RISCV] Rename FPRs and use Register arithmetic

[Luís Marques via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL373096: [RISCV] Rename FPRs and use Register arithmetic (authored by luismarques, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D67423?vs=221219&id=222185#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67423/new/

https://reviews.llvm.org/D67423

Files:
  llvm/trunk/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/trunk/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/trunk/lib/Target/RISCV/RISCVCallingConv.td
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/trunk/lib/Target/RISCV/RISCVRegisterInfo.cpp
  llvm/trunk/lib/Target/RISCV/RISCVRegisterInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67423.222185.patch
Type: text/x-patch
Size: 25005 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190927/28522d99/attachment.bin>