[PATCH] D67483: [ARM] Reserve an emergency spill slot for fp16 addressing modes that need it

[Dave Green via Phabricator via llvm-commits]

dmgreen created this revision.
dmgreen added reviewers: t.p.northover, ostannard, simon_tatham, SjoerdMeijer, samparker.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: LLVM.

Similar to D67327 <https://reviews.llvm.org/D67327>, but this time for the FP16 VLDR and VSTR instructions that use the AddrMode5FP16 addressing mode. We need to reserve an emergency spill slot for instructions that will be out of range to use sp directly. AddrMode5FP16 is 8 bits with a scale of 2.


https://reviews.llvm.org/D67483

Files:
  llvm/lib/Target/ARM/ARMFrameLowering.cpp
  llvm/test/CodeGen/Thumb2/fp16-stacksplot.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67483.219860.patch
Type: text/x-patch
Size: 4324 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190912/ef8a7c49/attachment.bin>