[PATCH] D64953: GlobalISel: Support physical register inputs in patterns
Daniel Sanders via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 6 10:45:02 PDT 2019
dsanders accepted this revision.
dsanders added a comment.
This revision is now accepted and ready to land.
LGTM
================
Comment at: test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.sendmsghalt.mir:3
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-fast -verify-machineinstrs -o - %s | FileCheck %s
-# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-greedy -verify-machineinstrs -o - %s | FileCheck %s
+# XUN: llc -march=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-greedy -verify-machineinstrs -o - %s | FileCheck %s
----------------
Did you mean to disable this run line?
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D64953/new/
https://reviews.llvm.org/D64953
More information about the llvm-commits
mailing list