[PATCH] D67104: GlobalISel/TableGen: Fix handling of EXTRACT_SUBREG constraints
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 3 09:27:31 PDT 2019
arsenm updated this revision to Diff 218467.
arsenm added a comment.
Attach right patch
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D67104/new/
https://reviews.llvm.org/D67104
Files:
test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir
test/CodeGen/AArch64/GlobalISel/select-stx.mir
test/TableGen/GlobalISelEmitterSubreg.td
utils/TableGen/GlobalISelEmitter.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67104.218467.patch
Type: text/x-patch
Size: 10970 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190903/2213b728/attachment.bin>
More information about the llvm-commits
mailing list