[PATCH] D67100: GlobalISel/TableGen: Don't skip REG_SEQUENCE based on patterns
Jessica Paquette via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 3 09:18:13 PDT 2019
paquette added a comment.
Testcase to verify that we still reject it?
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D67100/new/
https://reviews.llvm.org/D67100
More information about the llvm-commits
mailing list