[PATCH] D62341: [DAGCombine][X86][AArch64][AMDGPU][MIPS][PPC] (sub x, c) -> (add x, -c) vector edition.
Roman Lebedev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 27 08:22:22 PDT 2019
lebedev.ri added a comment.
In D62341#1515637 <https://reviews.llvm.org/D62341#1515637>, @atanasyan wrote:
> I do not think it's good for MIPS because this patch replace one `subvi` instruction by pair of `ldi` and `addv`. Are you going to fix such regressions?
@atanasyan D66805 <https://reviews.llvm.org/D66805> addresses all `llvm/test/CodeGen/Mips/msa/arithmetic.ll` regressions,
but `llvm/test/CodeGen/Mips/msa/i5-s.ll` one remains, i don't know what's going on there;
PTAL, thank you.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D62341/new/
https://reviews.llvm.org/D62341
More information about the llvm-commits
mailing list