[PATCH] D54093: [RISCV] Lower inline asm constraints I, J & K for RISC-V

[Lewis Revill via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL363054: [RISCV] Lower inline asm constraints I, J & K for RISC-V (authored by lewis-revill, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D54093?vs=203364&id=204042#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D54093/new/

https://reviews.llvm.org/D54093

Files:
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.h
  llvm/trunk/test/CodeGen/RISCV/inline-asm.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54093.204042.patch
Type: text/x-patch
Size: 4761 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190611/fa0863e8/attachment.bin>