[PATCH] D54093: [RISCV] Lower inline asm constraints I, J & K for RISC-V
Lewis Revill via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 6 07:42:28 PDT 2019
lewis-revill updated this revision to Diff 203364.
lewis-revill edited the summary of this revision.
lewis-revill added a comment.
- Updated llc test check lines
- Add invalid constraint test
- Address use of `auto`
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D54093/new/
https://reviews.llvm.org/D54093
Files:
lib/Target/RISCV/RISCVISelLowering.cpp
lib/Target/RISCV/RISCVISelLowering.h
test/CodeGen/RISCV/inline-asm-invalid.ll
test/CodeGen/RISCV/inline-asm.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54093.203364.patch
Type: text/x-patch
Size: 5788 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190606/726f95dc/attachment.bin>
More information about the llvm-commits
mailing list