[PATCH] D62604: [CodeGen] Generic Hardware Loop Support

[Sam Parker via Phabricator via llvm-commits]

samparker added a comment.

I would expect many targets to have some kind of validity check late on in the pipeline. loop.decrement.reg is designed so that it be just be selected to a machine sub, as the IV chain still exists along with the icmp and br. I have assumed that because the intrinsic behaves like a sub, any target should be able to, hopefully trivially, fall back to a machine sub late on. Is this something that would be difficult for you..? The loop.decrement, which produces an i1, would cause more problems but this framework allows the backend to make the best decision for itself.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D62604/new/

https://reviews.llvm.org/D62604