[PATCH] D60462: [TargetLowering][AMDGPU][X86] Improve SimplifyDemandedBits bitcast handling

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 196065.
RKSimon added a comment.

Add AMDGPU srl(and(x,m),c) -> and(srl(x,c),srl(m,c)) canonicalization to improve BFE recognition


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D60462/new/

https://reviews.llvm.org/D60462

Files:
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  test/CodeGen/AMDGPU/store-weird-sizes.ll
  test/CodeGen/X86/bitcast-setcc-256.ll
  test/CodeGen/X86/bitcast-setcc-512.ll
  test/CodeGen/X86/dagcombine-cse.ll
  test/CodeGen/X86/masked_store.ll
  test/CodeGen/X86/movmsk-cmp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D60462.196065.patch
Type: text/x-patch
Size: 22522 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190422/00aea813/attachment.bin>