[PATCH] D59484: [TargetLowering] Add SimplifyDemandedBits support for ISD::INSERT_VECTOR_ELT

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 192047.
RKSimon added a comment.

Always call SimplifyDemandedBits on the base vector to force to UNDEF - I wasn't doing this beforehand to try and avoid losing KnownBits info but we can just ignore the KnownBits from the base vector if its not actually demanded.


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D59484/new/

https://reviews.llvm.org/D59484

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/X86/known-signbits-vector.ll
  test/CodeGen/X86/mulvi32.ll
  test/CodeGen/X86/vector-shuffle-128-v16.ll
  test/CodeGen/X86/vector-shuffle-128-v8.ll
  test/CodeGen/X86/vector-shuffle-256-v16.ll
  test/CodeGen/X86/vector-shuffle-256-v32.ll
  test/CodeGen/X86/vector-shuffle-512-v32.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D59484.192047.patch
Type: text/x-patch
Size: 10405 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190324/e26ad7bf/attachment.bin>