[PATCH] D58974: [X86][SSE] VSELECT(XOR(Cond,-1), LHS, RHS) --> VSELECT(Cond, RHS, LHS)
    Simon Pilgrim via Phabricator via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Tue Mar  5 08:49:05 PST 2019
    
        - Previous message: [PATCH] D58974: [X86][SSE] VSELECT(XOR(Cond,-1), LHS, RHS) --> VSELECT(Cond, RHS, LHS)
 
        - Next message: [PATCH] D58974: [X86][SSE] VSELECT(XOR(Cond,-1), LHS, RHS) --> VSELECT(Cond, RHS, LHS)
 
         -  Messages sorted by: 
              [ date ]
              [ thread ]
              [ subject ]
              [ author ]
         
 
       
    
  
RKSimon added a comment.
In D58974#1418593 <https://reviews.llvm.org/D58974#1418593>, @spatel wrote:
> Do we have this as a generic DAGCombine? Or is the 'not' formed late and we have a BLENDV node rather than select/vselect?
The generic combine only works for i1/vXi1 condition variables.
Repository:
  rL LLVM
CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D58974/new/
https://reviews.llvm.org/D58974
    
    
        
	- Previous message: [PATCH] D58974: [X86][SSE] VSELECT(XOR(Cond,-1), LHS, RHS) --> VSELECT(Cond, RHS, LHS)
 
	- Next message: [PATCH] D58974: [X86][SSE] VSELECT(XOR(Cond,-1), LHS, RHS) --> VSELECT(Cond, RHS, LHS)
 
         -  Messages sorted by: 
              [ date ]
              [ thread ]
              [ subject ]
              [ author ]
         
 
       
More information about the llvm-commits
mailing list