[PATCH] D54093: [RISCV] Lower inline asm constraints I, J & K for RISC-V

James Clarke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 21 19:15:04 PST 2019

Previous message: [PATCH] D54093: [RISCV] Lower inline asm constraints I, J & K for RISC-V
Next message: [PATCH] D54295: [WIP, RISCV] Add inline asm constraint A for RISC-V
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jrtc27 added a comment.

This probably needs some invalid tests (ie the `out of range immediates` mentioned in the TODO). Also, please run `utils/update_llc_test_checks.py` to get the RV64I test lines.


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D54093/new/

https://reviews.llvm.org/D54093

Previous message: [PATCH] D54093: [RISCV] Lower inline asm constraints I, J & K for RISC-V
Next message: [PATCH] D54295: [WIP, RISCV] Add inline asm constraint A for RISC-V
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list