[PATCH] D57416: [AMDGPU] Support emitting GOT relocations for function calls
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 29 14:19:35 PST 2019
arsenm added inline comments.
================
Comment at: lib/Target/AMDGPU/SIISelLowering.cpp:3488-3492
+ if (DefI->getOpcode() == AMDGPU::S_LOAD_DWORDX2_IMM) {
+ AddrReg = DefI->getOperand(1).getReg();
+ DefI = MRI.getVRegDef(AddrReg);
+ }
+ assert(DefI->getOpcode() == AMDGPU::SI_PC_ADD_REL_OFFSET);
----------------
Looking for a specific load opcode looks concerning. Where is this coming from? I would think we need a pseudo at this point
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D57416/new/
https://reviews.llvm.org/D57416
More information about the llvm-commits
mailing list