[PATCH] D46754: [AMDGPU] Add intrinsics for 16 bit interpolation
Tim Corringham via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 24 09:31:20 PST 2019
timcorringham updated this revision to Diff 183328.
timcorringham marked an inline comment as done.
timcorringham added a comment.
Extended llvm.amdgcn.interp.f16.ll to check that m0 is set before
each interp instruction if necessary, and added a new LIT test
to check that the interp f16 intrinsics are identified as being
divergent.
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D46754/new/
https://reviews.llvm.org/D46754
Files:
include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AMDGPU/AMDGPUISelLowering.cpp
lib/Target/AMDGPU/AMDGPUISelLowering.h
lib/Target/AMDGPU/AMDGPUInstrInfo.td
lib/Target/AMDGPU/AMDGPUSearchableTables.td
lib/Target/AMDGPU/SIISelLowering.cpp
lib/Target/AMDGPU/VOP3Instructions.td
test/Analysis/DivergenceAnalysis/AMDGPU/interp_f16.ll
test/CodeGen/AMDGPU/llvm.amdgcn.interp.f16.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46754.183328.patch
Type: text/x-patch
Size: 19943 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190124/66667287/attachment-0001.bin>
More information about the llvm-commits
mailing list