[PATCH] D53233: [RISCV] Add codegen support for RV64A

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 11 14:34:42 PST 2019


asb updated this revision to Diff 181370.
asb retitled this revision from "[RISCV] Add codegen support for 64-bit atomic load/store and atomicrmw" to "[RISCV] Add codegen support RV64A".
asb edited the summary of this revision.
asb added a comment.

Updated. Now handles cmpxchg, supporting all RV64A. The code changes are actually pretty minimal so I hope this is fairly straight-forward to review.

@jyknight: might you find time to look at this?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D53233/new/

https://reviews.llvm.org/D53233

Files:
  include/llvm/IR/IntrinsicsRISCV.td
  lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
  lib/Target/RISCV/RISCVISelLowering.cpp
  lib/Target/RISCV/RISCVInstrInfoA.td
  test/CodeGen/RISCV/atomic-cmpxchg.ll
  test/CodeGen/RISCV/atomic-load-store.ll
  test/CodeGen/RISCV/atomic-rmw.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D53233.181370.patch
Type: text/x-patch
Size: 202954 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190111/9d7489d4/attachment-0001.bin>


More information about the llvm-commits mailing list