[PATCH] D56320: [mips] Optimize shifts for types larger than GPR size (mips2/mips3)

[Aleksandar Beserminji via Phabricator via llvm-commits]

abeserminji created this revision.
abeserminji added reviewers: petarj, atanasyan, smaksimovic.
Herald added subscribers: jrtc27, arichardson, sdardis.

With this patch, shifts are lowered to optimal number of instructions
necessary to shift types larger than the general purpose register size.


Repository:
  rL LLVM

https://reviews.llvm.org/D56320

Files:
  lib/Target/Mips/MipsCondMov.td
  lib/Target/Mips/MipsISelLowering.cpp
  lib/Target/Mips/MipsISelLowering.h
  lib/Target/Mips/MipsSEISelDAGToDAG.cpp
  test/CodeGen/Mips/llvm-ir/ashr.ll
  test/CodeGen/Mips/llvm-ir/lshr.ll
  test/CodeGen/Mips/llvm-ir/shl.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56320.180242.patch
Type: text/x-patch
Size: 39156 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190104/27f05f02/attachment.bin>