[PATCH] D53275: [Power9] Exploit power9 new instruction setb

[Kewen Lin via Phabricator via llvm-commits]

jedilyn marked 2 inline comments as done.
jedilyn added inline comments.


================
Comment at: llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp:4710
+          std::swap(LHS, RHS);
+        // Specify setgt here to avoid possible seteq optimization in SelectCC
+        SDValue GenCC =
----------------
jsji wrote:
> Can we explain more why we need to avoid seteq optimization in SelectCC?
OK, I'll update it. The following called SelectCC has some specific handling on seteq case.


================
Comment at: llvm/test/CodeGen/PowerPC/ppc64-P9-setb.ll:1
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -verify-machineinstrs -mcpu=pwr9 -mtriple=powerpc64le-unknown-unknown \ 
----------------
jsji wrote:
> Please add new testcase in a NFC patch before this, and only show different due to this opt here. Thanks.
Got it, I'll make a NFC patch.


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D53275/new/

https://reviews.llvm.org/D53275