[PATCH] D55241: AMDGPU: Should always start from the first register in VGPR indexing.

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 3 16:37:14 PST 2018


arsenm added a comment.

In D55241#1317631 <https://reviews.llvm.org/D55241#1317631>, @cfang wrote:

> In D55241#1317630 <https://reviews.llvm.org/D55241#1317630>, @arsenm wrote:
>
> > We should try to use some known bits information to keep this. I have a patch to add a machine version, but there might be a better way
>
>
> Would you please explain how would your knownbit approach resolve the negative index issue while keep the optimization for gfx9+?
>  Or just post your patch. Thanks.


If you know the base index isn't negative, you don't need to disable this


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D55241/new/

https://reviews.llvm.org/D55241





More information about the llvm-commits mailing list