[PATCH] D54820: [AArch64] Refactor the scheduling predicates (2/3) (NFC)
Andrea Di Biagio via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 23 16:49:04 PST 2018
andreadb accepted this revision.
andreadb added a comment.
This revision is now accepted and ready to land.
Only a minor nit. Otherwise, it LGTM. Thanks!
================
Comment at: llvm/lib/Target/AArch64/AArch64SchedPredicates.td:43-44
+
+// Identify arithmetic and logic instructions with shift.
+def IsArithLogicShiftPred : CheckAny<[IsArithShiftPred, IsLogicShiftPred]>;
+
----------------
Do you still need this? If not, then you can remove it.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D54820/new/
https://reviews.llvm.org/D54820
More information about the llvm-commits
mailing list