[PATCH] D54042: [AMDGPU] Extend the SI Load/Store optimizer to combine more things.
Neil Henning via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Nov 6 02:39:10 PST 2018
sheredom updated this revision to Diff 172729.
sheredom added a comment.
We discussed this on an internal AMD meeting Monday 5th November 2018, and came to the conclusion that even though I do want the scalar load combining to be brought upstream, it would be better as a separate change so that we can get broader testing across the users of our AMDGPU backend.
This change has been reduced to only allow production of dwordx3, and combining of x3 to turn it into x4.
https://reviews.llvm.org/D54042
Files:
lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
test/CodeGen/AMDGPU/cvt_f32_ubyte.ll
test/CodeGen/AMDGPU/early-if-convert-cost.ll
test/CodeGen/AMDGPU/insert_vector_elt.ll
test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll
test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.ll
test/CodeGen/AMDGPU/llvm.amdgcn.s.buffer.load.ll
test/CodeGen/AMDGPU/merge-stores.ll
test/CodeGen/AMDGPU/store-global.ll
test/CodeGen/AMDGPU/store-v3i64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54042.172729.patch
Type: text/x-patch
Size: 74676 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181106/115f8156/attachment-0001.bin>
More information about the llvm-commits
mailing list