[PATCH] D53291: add riscv32e to the llvm

[Daliang Xu via Phabricator via llvm-commits]

xudaliang.pku created this revision.
xudaliang.pku added a reviewer: asb.
Herald added subscribers: llvm-commits, kristina, jocewei, PkmX, dexonsmith, the_o, brucehoult, MartinMosbeck, rogfer01, mgrang, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, apazos, simoncook, johnrusso, rbar, fedor.sergeev, aheejin, dschuff, rampitec.

1. reserved x16-x31reg
2. RV32E ABI
  1. calling convention support
  2. stack align
3. support ilp32e
4. add riscv32e target


Repository:
  rL LLVM

https://reviews.llvm.org/D53291

Files:
  include/llvm/ADT/Triple.h
  lib/Support/Triple.cpp
  lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp
  lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h
  lib/Target/RISCV/RISCV.td
  lib/Target/RISCV/RISCVAsmPrinter.cpp
  lib/Target/RISCV/RISCVCallingConv.td
  lib/Target/RISCV/RISCVFrameLowering.cpp
  lib/Target/RISCV/RISCVFrameLowering.h
  lib/Target/RISCV/RISCVISelLowering.cpp
  lib/Target/RISCV/RISCVRegisterInfo.cpp
  lib/Target/RISCV/RISCVRegisterInfo.td
  lib/Target/RISCV/RISCVSubtarget.cpp
  lib/Target/RISCV/RISCVSubtarget.h
  lib/Target/RISCV/RISCVTargetMachine.cpp
  lib/Target/RISCV/TargetInfo/RISCVTargetInfo.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D53291.169707.patch
Type: text/x-patch
Size: 50727 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181015/207fcf21/attachment.bin>