[PATCH] D52816: [AArch64] Create proper memoperand for multi-vector stores
David Greene via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 4 07:14:27 PDT 2018
greened added a comment.
In https://reviews.llvm.org/D52816#1253887, @nickdesaulniers wrote:
> With a git checkout, you can find the commit that last touched this (which isn't necessarily the commit that added it) via `git blame <file> -L <line number>`. Then with that sha of the commit, `git show <sha>`. Might have more information.
I checked that but didn't find anything enlightening. My guess is that at one time the intrinsics were defined to take the address as the first operand but then later got switched to make the address the last operand.
Repository:
rL LLVM
https://reviews.llvm.org/D52816
More information about the llvm-commits
mailing list